Principal Engineer, ASIC Design Verification

Samsung Semiconductor · San Jose, California, United States · More jobs in San Jose · United States

Design & UX · Lead / manager

View role at the original source ↗

About the role

DRAM Design Lab (DDL) · San Jose, California, United States Full requirements and the application form are on the employer's original listing.

More at Samsung Semiconductor

• Senior Engineer, PLL Design · Samsung Semiconductor · San Jose, California, United States
• Staff Engineer, ML Profiling Tools · Samsung Semiconductor · San Jose, California, United States
• Staff Engineer, Serdes Analog Design · Samsung Semiconductor · San Jose, California, United States
• Senior Engineer, SSD Qualification · Samsung Semiconductor · San Jose, California, United States
• Senior Staff Engineer, Thermal Simulation · Samsung Semiconductor · San Jose, California, United States
• Principal Engineer, Architecture & Performance Research for Data Center and Agentic AI CPU · Samsung Semiconductor · San Jose, California, United States

Report an issue or request correction