Expert IC Package Design Lead

Design & UX · Lead / manager

Published by the employer 2026-02-22 · Last observed 2026-10-13

About the role

Compute Connectivity Engineering 2 · Israel Full requirements and the application form are on the employer's original listing.

Teach Lead Physical Design Engineer · Astera Labs · Singapore, Singapore
Principal Physical Design Engineer · Astera Labs · Singapore, Singapore
Analog Mixed Signal Design Engineer · Astera Labs · Singapore, Singapore
Tech Lead Analog Mixed-Signal IC Layout Engineer · Astera Labs · Singapore, Singapore
Senior Analog Mixed-Signal IC Layout Engineer · Astera Labs · Singapore, Singapore
Senior Manager, Global Safety & Security · Astera Labs · San Jose, California, United States