ASIC Engineering Design Verification Leader (SystemVerilog, Python, C and UVM |8-12 years| Pune)

Cisco · Pune, India · More jobs in Pune · India

Software engineering · Lead / manager

View role at the original source ↗

Skills mentioned

Python

About the role

Pune, India Full requirements and the application form are on the employer's original listing.

More at Cisco

• Solutions Architect - Splunk · Cisco · Sydney Australia, North
• Inside Account Executive (Cybersecurity) · Cisco · Bangkok, Thailand
• 【障碍者採用枠】Communications Operations Support · Cisco · Minato, Japan
• Cleared DevOps Lead Engineer Hybrid · Cisco · Virginia US, Reston
• Amplify Marketing Specialist I (Full-Time) - United States · Cisco · North Carolina US, RTP
• Hardware Engineer · Cisco · Bangalore, India

Report an issue or request correction